Abstract-The advances in FPGA technology have enabled fast real-time simulation of power converters, filters and loads. HIL (Hardware-in-the-Loop) simulators taking advantage of this technology have revolutionized control hardware and software development for power electronics. Switching frequencies in today's power converters are getting higher and higher, reducing calculation time steps in HIL simulators is critical, especially if simulating lower power circuits with lower time constants. Faster calculation can be achieved with simpler models or lower numerical resolution. Both simplification methods may produce significant inaccuracy, so it is required to check whether the implemented models are correct representations of the simulated main circuits or not. The subject of this paper is to present a validation method through an example of a 3-phase active rectifier, which treats the simulation error similar as production variance, which could be measured between different instances of the original main circuit.
I. INTRODUCTION
The development of control units for modern power converters is very cost-and time-critical task nowadays. In contrast to this, quick answers are expected for the claims by the market, certainly without quality loss. General power converters consist of two main parts: a power stage (main circuit) and a digital controller unit, which is usually realized using a DSP or FPGA. Remarkably complex and multiple controls are required for the state-of-the-art power conversion tasks, and the field test (test on the real main circuit) of these control units can be expensive and dangerous not just for the system itself, but for the testers as well. That's why offline computer simulation is often used for testing such converters [1] , [2] . There are very precise models for offline simulation (e.g. PSPICE based simulators), but they can be only used for initial testing of the control algorithms, not the implementation. A low-power model of the main circuit can be built under laboratory conditions, but it will have parameters differing from the ones of the original system. Generally it is not possible to set the same time constants as in the real system, and the relative losses are also higher [3] .
A very effective way to test controller units' both hardware and software is HIL (Hardware-In-the-Loop) simulation [3] . It combines the advantages of other testing methods: low cost like offline computer simulation, complex tests like laboratory testing and realistic conditions like testing on the field. HIL technology also allows the simulation of rare events like failures of certain components which otherwise would be hard to test on an ordinary test bench.
The main concept of using HIL simulation in power electronic systems is that computational models can substitute the high-power parts of the system. These parts can be the power converter itself [4] or all other power components on both sides of the converter. For example, in the case of a threephase inverter, models of the motor [5] , [6] or the filter and the grid [7] . Simulators are connected through real analog and digital interfaces to the control boards under development, so they can be validated in their seemingly real environment. A good HIL simulator is completely transparent for the controller unit, the it is unable to distinguish between the simulator and a real system. Therefore HIL simulation can significantly shorten development time and reduce costs [8] . HIL simulators are typically realized using FPGA circuits [3] , [5] , [9] , [10] , because of small achievable response time and high parallel computation capacity.
Nowadays and in the near future, switching frequency of power converters is increasing, especially when silicon carbide semiconductor devices are spreading [11] . Time constants of these converters are also getting smaller and smaller. To keep the accuracy of HIL simulators acceptable, simulation time steps need to be decreased as well.
To be able to do this, the detail level and resolution of HIL simulation models need to be chosen carefully. For example, time constants of snubber circuits are often much lower than the ones of the main power parts, neglecting them can be a significant reduction in computation demand. The overall result can be improved with this simplified model and with lower calculation time step. Similar situation can occur with parasitic effects; such as serial resistance and saturation of inductors, ESR or voltage dependency of capacitors, semiconductor voltage drops, etc. These phenomena usually do not affect directly the control loop.
Other more complex effects should be taken into account during the control design, therefore a precise HIL simulator also has to deal with them. A typical example is magnetic saturation in drive systems [6] . Neglecting side effects can even cause improper behavior in some cases, such as using ideal switching elements simulating discontinuous conduction mode [12] . The need of parasitic components in simulation Another possibility to make the simulation better is to choose a more complex numeric solver for timediscretization [7] . In this case, a good compromise needs to be found between the method's accuracy and the achievable simulation time step. If fixed-point arithmetic is used in the FPGA, the precision of each variable is also a critical point. How much can they be reduced to make smaller time step possible? What is the minimal required precision?
The validation method first described in [13] is intended to help in these problems. Modeling deficiency, limited resolution or larger time step produces some deviation in the output signals of the simulated system compared to the real one. This effect can be treated similarly to what is caused by standard production variance of the real model's parameters [6] . A properly designed controller unit compensates this deviation (similarly as disturbance signals) and can work with many different instances of the main circuit. The main concept is to keep this deviation limited and, if it can be compensated, the simulator is passed the test.
II. VALIDATION METHOD
Different approaches come into view for validation purposes [13] . In all of them, an FPGA-synthesizable simulation model (Model B) as the Unit Under Test is compared to a real main circuit or to a sufficiently accurate model in offline simulation (Model A) as a reference. Model B is a slightly modified (simplified) version of Model A. It can differ in parameters (like real main circuits), simulation time step or fixed-point precision.
The simplest is the open-loop test, its block scheme can be seen in Fig one would be even damaged after some time. If the real circuit (and therefore a correct simulation model) is unstable by itself, testing without closed-loop control makes no sense.
Second, we can operate two models with their independent controller units (same structure and tuning), which is in Fig. 2 . With this approach, the accumulated error can be avoided, but it can also hide the variance of the models or the effect of disturbance signals and can produce nearly identical outputs. This behavior is one of the main goals in control theory but disadvantageous for validation purposes, the simulation error would be hidden after all. On the other hand, comparison of time functions may magnify otherwise insignificant differences (e.g. phase differences between sine waves), because this approach is two independent simulations after all.
The proposed validation method [13] can be seen in Fig. 3 . Model A is still operated in closed-loop with its properly tuned controller unit. The control signals from the PWM generator are also lead to Model B, with a small additional intervention calculated by a compensator unit. This intervention isn't expected to disappear completely, but it has to be small enough as it would be in the case of two real main circuits. The compensator itself is a special controller unit, which is attempting to reduce the output error to zero. It can modify only the PWM control signals directly, which means inserting switching on or off delays, according to the semiconductors' production variance. Otherwise it is similar to the main controller.
An important feature of the compensator is that its output is saturated, so the compensable output error is also limited. Switching delays of semiconductors in the real main circuit always have a small production variance, which causes a natural difference between the circuit instances, which would be eliminated if they were operated with independent controller units. The controllers would produce PWM signals with slightly different duty cycles, containing the delay variance. In our validation method, the compensator's output will contain this variance. If this intervention is saturated to the maximum possible switching delay variance for the semiconductors, the compensator will only be able to eliminate modeling errors, which are less or equivalent to the production variance in effect. If the output error is less than the given tolerance and the compensator is not saturated, Model B is accepted as a valid simulation model.
The principle of this method is quite similar to the state observers in control theory [14] . In contrast to the compensators described here, in observer and estimator theory, the observed system's structure and parameters are fully known, only the initial state and the disturbance lead to difference in system states. In the case of this model validation, even the modeling itself has some uncertainties.
In case of a multilevel control scheme, the compensator must be structured similarly to the main controller, however, its stages must operate with the errors of the measured model signals and each of them should be saturated correctly. The last stage (usually the current controller) defines the PWM duty cycles, where the switching delay variance can be taken into account. For the other limits, the allowable voltage or current error values can be used.
III. RELATED WORK

A. Example Circuit
In [13] , the basics of this validation method was described through a simple, but spectacular example. In this paper, a more complex example is given, with a two-level voltage oriented control scheme [15] , Park-and Clarke-transformations.
The circuit's schematic can be seen in Fig. 4 . It is a 3-phase active rectifier [15] with a constant I load current load on the DC-link capacitor. The grid is considered an ideal voltage source (u ga , u gb and u gc , respectively), without parasitic resistance or inductance, which makes the EMC-filtering capacitor also negligible. Therefore, only the inductance (L) and its serial resistance (R) remain in the modeled circuit, which are also the main components of the control loop. The controller measures the phase currents (i a , i b and i c ) and the DC-link voltage (U DC ), calculates the necessary phase voltages (u a , u b and u c ) and produces the 6 PWM control signals according to the results and the f s switching frequency.
The semiconductors are considered ideal, only the on and off switching delays (t don , t dof f ) of the MOSFETs (or IGBTs) are taken into account. Both have a possible minimal and maximal value, which define the acceptable compensator output range. The exact parameter values are in Table I .
From these parameters, the switching delay variance can be calculated: 
(1) Some dead time should be also added to avoid arm-shootthrough errors (which would make the simulation invalid). Its minimal required value can be calculated:
after adding some margin we get:
This delay should be added to all PWM control signals of all tested and reference models. In worst case, the t ddif f value in Eq. 1 is the difference between two instances of the circuit, so it can also be the saturation limit of the compensator. Current controllers usually produce voltage signals for output (before PWM modulation), their saturation limit should be calculated from t ddif f in case of the compensator:
because the biggest difference between the switch-on times can be up to t ddif f in both phase leg, which affect a line voltage. The difference is U DC during this time.
The simulation models of this circuit were built in Matlab/Simulink environment, which is an excellent offline simulation platform, and HDL code generation is also supported for realization of HIL simulators [8] .
The reference model (Model A) used in this paper was a floating-point discrete-time model with sufficiently high time resolution (100 ns). Model B was a fixed-point discrete-time model: various fixed-point precisions and simulation time steps were tested. 
B. Control Scheme
The block diagram of the control scheme can be seen in Fig. 5 . Generally, it is a grid voltage oriented control of the active rectifier [15] . The upper half of the diagram shows the reference model with its controller blocks. The voltage controller provides setpoint for the direct component current controller (this current decreases the DC-link voltage), while the quadratic component's setpoint is zero. The output voltage of the current controllers should be converted first into X-Y components in a stationary coordinate system, then phase voltages. After the PWM modulator, the control dead time should be inserted. From the model, the measured phase currents are transformed back to d-q domain and lead back to the controllers together with the DC-voltage.
The model under validation and its control can be seen in the bottom half of Fig. 5 , which is similar to the upper one. The same transformations should be done with the control and measured signals. One main difference is the Signed Delay block, which inserts the required compensating delays to the rising or falling edges of the PWM signals, which are basicly the same as used for the reference model. The controllers on the bottom left part of Fig. 5 represent the compensator in Fig. 3 . Each of them belong to one of the controllers in the upper part. The compensator's voltage output can be converted into signed delay values, which is done by the Delay Calculation block after the necessary transformations.
In case of positive phase current error, the compensator produces positive correction output, and the falling edge of the control signal for the upper switch of the corresponding phase leg is delayed, which causes to switch U DC off later in that phase. In case of negative current error, the rising edge and the switching on event is delayed, so the current will be reduced.
The current compensators are operated to eliminate only the current errors. Their saturation limit, defined by Eq. 4, is relatively small compared to the main controllers above. In addition, another compensator is required for the DC-link voltage. A small difference in the load current couldn't be compensated otherwise and the voltage would grow indefinitely in Model B even if the phase currents were equal to the ones in Model A. The voltage compensator is responsible to reduce this voltage error, providing reference to the direct axis current compensator. The voltage compensator's output is also saturated to an arbitrarily chosen limit (I limit ), which is 1 % of the nominal phase peak current:
For the controllers and compensators themselves, saturated continuous time PI controllers were used, which can be seen in Fig. 6 . The output saturation ensures that the output signal never goes above the chosen limit. If the saturation is active, there is a difference between the unsaturated and saturated values, which can be used for correction of the integrator and to avoid growing its output beyond the limits. When not saturated, this controller operates like any other PI controller, its tuning can be performed using the traditional methods.
IV. SIMULATION RESULTS
A. Discrete-Time Models
When transforming a model to discrete-time for HIL simulation, choosing the time step is critical. This validation method helps to determine the minimal required time step to achieve the required accuracy.
A high precision discrete-time model with 100 ns time step was simulated as Model A (reference). Model B had lower time resolution. All other parameters were the same as Model A as well as the switching delays. Two simulations' result are shown: one with 1 μs time step and one with 2 μs time step.
In Fig. 7 , the current error signals can be seen, which are the inputs of the current compensators for the direct and quadrature axis. It shows that the first simulation's error is mostly acceptable, it remains within the predefined limits, while the error caused by the higher time step is definitely not.
It is important to mention that not the numerical instability of the forward Euler method [13] causes the problem, because the R-L circuits in the phases have a much higher time constant of 31.25 ms. The simulation is stable, but not accurate enough.
In Fig. 8 , the current compensators' output voltage is shown with the saturation limits calculated in Eq. 4. In this figure, no significant difference is visible between the two simulations with different time steps.
The voltage errors and compensator outputs are in Fig. 9 and Fig. 10 . The result is similar to the current compensators'. In both simulations the voltage error remains acceptable. In the 2 μs simulation, the voltage compensator is saturated to the predefined limits, while in the other one it stays in the normal operating range.
B. Fixed-Point Models
Another important aspect of discretization is to choose an adequate fixed-point representation for the variables. The proposed validation method is also usable to determine the minimum required resolution similarly to the time step.
Model A was a floating-point model in these tests. Two different resolutions were tested as Model B: 10 bits and 9 bits. Like previous test, all other parameters were the same. The simulation time step was 100 ns in both cases. The current errors and compensator outputs are in Fig. 11 and Fig. 12 , the voltage errors and compensator outputs are in Fig. 13 and Fig. 14 . In the case of 10 bit precision, the compensators eliminate the errors successfully with allowable output signals. When using 9 bit precision, the current and voltage errors leave the acceptable range and the voltage compensator is saturated, so 10 bits seems to be the required minimum precision for this model.
V. CONCLUSION
In this paper, a previously introduced validation method for HIL simulation models was improved and extended to more complex circuits. It treats simulation error like the effects of production variance of the main circuit. It considers the simulation model valid, if small intervention in the control signals can compensate the model's error. The limits of the intervention are defined from the production deviation and the allowable simulation error. There is no essential difference between valid models or real main circuits from the controller unit's aspect. The maximal allowable simulation time step or fixed-point precision can be determined using this method. It is also applicable to multilevel control schemes, such as voltage oriented rectifier control as presented in this paper. 
